Monday, 15 July 2013

Design of 1 : 4 Demultiplexer using with-select Concurrent Statement (VHDL Code).

Design of 1 : 4 Demultiplexer using with-select Concurrent Statement (Data Flow Modeling Style)-


Output Waveform : 1 : 4 Demultiplexer


Program -


-------------------------------------------------------------------------------
--
-- Title       : demultiplexer1_4
-- Design      : vhdl_test
-- Author      : Naresh Singh Dobal
-- Company     : nsd
--
-------------------------------------------------------------------------------
--
-- File        : 1 : 4 Demultiplexer using with select.vhd


library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity demultiplexer1_4 is
     port(
         din : in STD_LOGIC;
         sel : in STD_LOGIC_VECTOR(1 downto 0);
         dout : out STD_LOGIC_VECTOR(3 downto 0)
         );
end demultiplexer1_4;

architecture demultiplexer1_4_arc of demultiplexer1_4 is
begin

    with sel select
    dout <= (din & "000") when "00",
            ('0' & din & "00") when "01",
            ("00" & din & '0') when "10",
            ("000" & din) when others;

end demultiplexer1_4_arc;
 

1 comments :

EduDrive Services said...

Work from Home Job as a Subject Expert (SE) with minimum earnings of INR 35000/- to 40000/- (525$ - 625$) per month
We are recruiting B. Tech. and M. Tech. graduates from Electrical Engineering, Electronics Engineering with the knowledge in subjects Electromagnetic Field Theory, Control Systems, Signals and Systems with MATLAB, Digital Signal Processing with MATLAB, Microprocessors and Microcontrollers, Analog and Digital Communication, Antenna & Microwave.
If you want to be one of our expert then email us your detailed CV with your expertise subjects from Electrical and Electronics Engineering at edudrive.services@gmail.com.
https://edudriveservices.wordpress.com/

Post a Comment

 
Design by Wordpress Theme | Bloggerized by Free Blogger Templates | coupon codes